AMENDMENTS TO THE CLAIMS

Please cancel Claims 1-15 and 18-27.

Please replace the existing claims text with that shown below. Additions are marked with underlining and deletions are struckthrough or double bracket.

Additionally, the status of each claims is indicated in parenthetical expression following the claim number.

Please add new claims 28-35.

This listing of claims will replace all prior versions, and listing of claims in the application:

WHAT IS CLAIMED IS:

1 - 15 (Cancelled)

16. (Amended) A method of operating a switched capacitor integrator comprising the steps of:

during a sampling phase selectively sampling a reference voltage charge of a selected polarity onto an input plate of a reference capacitor in response to a control signal;

during the sampling phase selectively sampling an input signal voltage charge onto an input sampling capacitor;

during a first period of an integration phase, transferring the sampled voltages charges from the reference and input sampling capacitors to a common node; and

during a second period of the integration phase, transferring <u>substantially all of</u> the sampled <u>voltages</u> <u>charges</u> from the common node to an integration capacitor.

17. (Original) The method of Claim 16 further comprising the step of generating the control signal during an integration phase preceding said step of sampling the reference voltage.

Claim 18- 27 (Cancelled)

28. (New) A method of operating a switched capacitor integrator comprising the steps of:

during a sampling phase selectively sampling a charge of a selected polarity onto a capacitor in response to a control signal;

during the sampling phase selectively sampling a charge onto another capacitor;

during a first period of an integration phase, transferring the sampled charges

from the capacitor and the another capacitor to a common node to generate a summed charge at the common node; and

during a second period of the integration phase, transferring substantially all of the summed charge from the common node to an integration capacitor.

29.(New) The method of Claim 28 further comprising the step of generating the control signal during an integration phase preceding said step of sampling the reference voltage.

30. (New) The method of Claim 28 wherein:

selectively sampling a charge onto the capacitor comprises selectively sampling a charge of a selected polarity from a reference signal source; and

selectively sampling a charge onto the another capacitor comprises selectively sampling a charge of a selected polarity from the reference signal source.

31. (New) The method of Claim 30 further comprising:

during the sampling phase, selectively sampling a charge from an input signal source onto an input sampling capacitor; and

during the first period of the integration phase, transferring the charge on the input sampling capacitor to the summing node for summing with the charges from the capacitor and the another capacitor.

32. (New) The method of Claim 28 wherein:

selectively sampling a charge onto the capacitor comprises selectively sampling a charge of a selected polarity from a reference signal source; and

selectively sampling a charge onto the another capacitor comprises selectively sampling a charge of a selected polarity from an input signal source.

33. (New) An integrator stage for use in a delta sigma modulator comprising: an operational amplifier;

an integration capacitor coupling an output of the operational amplifier and a summing node at an input of the operational amplifier;

first and second feedback paths each including switching circuitry for selectively sampling reference charges of selected polarities onto corresponding first and second capacitors during a sampling phase;

switching circuitry for summing during a first period of an integration phase the

PATENT U.S. Ser. No. unassigned

6

charge sampled onto the first and second capacitors onto a common node; and
a switch for selectively coupling a substantial portion of the summed charge on
the common node to the integration capacitor during a second period of the integration
phase.

- 34. (New) The integrator stage of Claim 33 further comprising switching circuitry for sampling an charge from an input signal source onto a third capacitor during the sampling phase and switching circuitry for summing the charge sampled on the third capacitor onto the summing node during the first period of the integration phase.
- 35. (New) The integrator stage of Claim 33 wherein the delta-sigma modulator forms a portion of a analog to digital converter.